Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - FPGA DDS

Search list

[Communication-Mobile] DDS+PLL

Description: 基于FPGA的新的DDS+PLL时钟发生器-FPGA-based new DDS PLL clock generator
Platform: | Size: 145605 | Author: 李敏 | Hits:

[Communication] Project1-DDS

Description: 直接频率和成DDS，可以在Altera的FPGA下载实现-directly into DDS frequency and can be downloaded from Altera FPGA Implementation
Platform: | Size: 8611 | Author: lf | Hits:

[Other resource] wave_generator

Description: 51单片机控制FPGA，通过DDS方式合成波形的发生器控制程序-51 MCU control FPGA, DDS waveform synthesis of the generator control procedures
Platform: | Size: 27356 | Author: shiyj | Hits:

[Software Engineering] FPGA_DDS

Description: 基于FPGA＋DDS的MSK数字调制源设计 通信中的DDS技术应用-FPGA + DDS MSK modulation source design communication of DDS technology
Platform: | Size: 115646 | Author: liujl | Hits:

[Other resource] DDS+51

Description: 本程序功能: DDS文件夹内的程序，完成直接数字频率合成功能,有正弦,三角,方波三种波形,并能扫频. 可通过键盘操作设置频率参数和选择波形种类和控制运行. 由两部分组成,\"C\"文件夹内,是用于在 51 单片机上运行的 C语言程序, \"Verilog\"文件夹内,是用Verilog语言编写的 FPGA 程序.-this program functions : DDS folder procedures, complete direct digital frequency synthesis, sine, triangle, Three square waveform, and can sweep. can be set up through the keyboard operation frequency waveform parameters and the types of choice and control operations. composed of two parts, "C" folder, for the 51 microcontroller running C Programming Language, "Verilog" folder, use the Verilog language FPGA procedures.
Platform: | Size: 1027313 | Author: 吴健 | Hits:

[Develop Tools] FPGANew_DDS

Description: 在无线传送领域,基于FPGA 的DDS 实现的几种方式-areas of the wireless carrier, based on FPGA DDS achieved in several ways
Platform: | Size: 82884 | Author: kingpower | Hits:

[Other resource] dds

Description: 用FPGA实现DDS,可变频,幅值由硬件完成
Platform: | Size: 675423 | Author: liuyu | Hits:

[Other resource] DDS-2

Description: 用FPGA实现DDS的原理图，结构清晰，采用总线方式与外部单片机通信
Platform: | Size: 13229 | Author: 赵培立 | Hits:

[Other resource] DDS

Description: 用51和 FPGA实现的 DDS的程序
Platform: | Size: 5137 | Author: 胡玉贵 | Hits:

[Other] dds

Description: FPGA实现直接数字信号源.一个相位累加器的设计
Platform: | Size: 5088 | Author: 马彩青 | Hits:

[Communication] DDS

Description: FPGA中实现基于查找表方式（LUT）的DDS实现，可用在数字下变频和COSTAS锁相环中，Verilog编写，本人已经调通
Platform: | Size: 148330 | Author: 鲁东旭 | Hits:

[VHDL-FPGA-Verilog] dds(1)

Description: 基于DDS的信号发生器设计。DDS,FPGA,Verilog。(Design of signal generator based on DDS.DDS,FPGA,Verilog.)
Platform: | Size: 11024384 | Author: 电磁驱动 | Hits:

[VHDL-FPGA-Verilog] DDS波形发生器

Description: DDS波形生成器verilog语言书写（FPGA型号cy4以上）(DDS generate verilog)
Platform: | Size: 395264 | Author: jacktk@buaa.edu.cn | Hits:

[VHDL-FPGA-Verilog] 实验二 DDS实验

Description: FPGA 实验程序 DDS 实验程序(FPGA PROCEDURE SHANDONG UNIVERSITY)
Platform: | Size: 16808960 | Author: mengxingdeyu | Hits:

[VHDL-FPGA-Verilog] DDS

Description: 用verilog语言，在fpga上实现dds信号发生器，并在vga上显示出来(Verilog realizes DDS Signal Generator)
Platform: | Size: 39298048 | Author: 灵风轩允 | Hits:

[Other] DDS

Description: 描述了verilog实现的DDS信号发生器，可以经过FPGA验证，包括了代码实现以及书写。代码可以经过altera的EDA工具进行了验证，可以实现信号发生器的基本功能。希望大家珍惜，并好好学习。(Describes the Verilog implementation of the DDS signal generator, which can be verified by FPGA, including code implementation and writing. Code can be verified by the Altera EDA tool, you can achieve the basic functions of the signal generator. I hope you will cherish and study well.)
Platform: | Size: 104448 | Author: 西门电工 | Hits:

[Communication-Mobile] NCO

Description: 一种基于FPGA的数控振荡器技术的实现方法(FPGA implementation of NC oscillator NCO)
Platform: | Size: 1764352 | Author: 哈迪 | Hits:

[VHDL-FPGA-Verilog] DDS

Description: 基于FPGA的DDS信号发生器，可产生频率可调的正弦波(DDS signal generator based on FPGA)
Platform: | Size: 3398656 | Author: cdy | Hits:

[SCM] 程序-正弦信号发生器(FPGA+STM32版)

Description: 以FPGA为核心，实现正弦波、调制波AM、FM、ASK和PSK等功能，通过SPI协议与STM32通信，实现输出波形的选择、频率的设置和基带信号的设定等。(With FPGA as the core, the functions of sine wave, modulation wave AM.FM. ASK and PSK are realized. The output waveform selection, frequency setting and baseband signal setting are realized by SPI protocol and STM32 communication.)
Platform: | Size: 4453376 | Author: sun.smile | Hits:

[VHDL-FPGA-Verilog] verilog实现dds

Description: 基于FPGA实现信号发生器的的功能，较好的参考资料。(The function of signal generator is realized based on FPGA, which is a good reference.)
Platform: | Size: 2594816 | Author: sudochang | Hits:
« 1 2 ... 5 6 7 8 9 1011 12 13 14 15 ... 27 »

CodeBus www.codebus.net